Abstract-Discrete-time queues are infinite dimensional switches in time. Ever since Shannon published his paper ("Memory requirements in a telephone exchange," Bell Syst. Tech. J., pp. 343-349, vol. 29, 1950) on the memory requirements in a telephone exchange, there have been tremendous efforts in the search for switches with minimum complexity. Constructing queues with minimum complexity has not received the same amount of attention as queues are relatively cheap to build via electronic memory. Recent advances in optical technologies, however, have spurred interest in building optical queues with minimum complexity. In this correspondnece, we develop mathematical theory of constructing discrete-time optical first-in-first-out (FIFO) queues. To our surprise, we find that many classical constructions for switches have their counterparts for constructing queues. Analogous to the three-stage construction of Clos networks, we develop a three-stage construction of optical FIFO queues via switched delay lines (SDLs). Via recursively expanding the three-stage construction, we show that an optical FIFO queue with buffer 2 1 can be constructed by using 2 2 2 switches with the total fiber length 3 2 2.
I. INTRODUCTION
Discrete-time queues can be viewed as infinite dimensional switches in time. To illustrate this, in Fig. 1 we show a typical sample path of a queue with a single input link and a single output link. The first customer arrives at time t = 1 and departs at time t = 7, the second customer arrives at time t = 3 and departs at time t = 5, the third customer arrives at time t = 5 and departs at time t = 9, and so forth.
As shown in Fig. 1 , the queue that realizes this particular sample path can be viewed as a switch that sets up a particular connection pattern between the inputs and the outputs. Unlike traditional switches, the inputs and the outputs in a queue are infinite dimensional as t ! 1.
A natural question is then: How does one construct a queue and how complex is it to do so? Ever since Shannon [22] published his paper on the memory requirements in a telephone exchange, there have been tremendous efforts in the search for switches with minimum complexity (see, e.g., the books by Benes [1] , Hui [16] , Schwartz [21] , Hwang [17] , and Li [19] , and references therein). However, constructing queues with minimum complexity has not received the same amount of attention as constructing switches because queues are relatively cheap to build via electronic memory. Due to recent advances in optical technologies, the data transmission speed by photons is now much faster than that by electrons. As it is very costly to store information in electronic memory by converting photons into electrons, building optical queues with minimum complexity has become an important research topic.
The only known way to store photons without converting them into other media is to direct photons via a set of switches and fiber delay lines so that the photons come out at the right place and at the right time. seems to have started in the early 1990s. Early development seems to have focused more on the practical side than developing mathematical theory. It was first demonstrated by Karol [18] that SDL elements could be used as a buffer for a shared-memory optical packet switch. The buffer in [18] was built by SDL elements with feedbacks (like the optical memory cell in Section II). However, no proofs were given for exact emulation of a shared-memory switch. A huge project (see [4] , [5] ), called contention resolution by delay lines (CORD), was started by Chlamtac et al. at Boston University. Once again, no formal proofs for exact emulation of an output-buffered switch (or multiplexer) were given in [4] and [5] . It seems that Tsai and Cruz [23] and [11] were the first to construct an exact 2-to-1 first-in-first-out (FIFO) multiplexer with SDL elements. The multiplexer in [23] , [11] , named cascaded optical delaylines (COD), only required local information for the control of the connection patterns of 2 2 2 switches. However, the number of 2 2 2 switches in such an architecture is proportional to the buffer size. A more efficient design, called logarithm delay-line switch, was proposed by Hunter et al. [13] . The 2-to-1 FIFO multiplexer in [13] turned out to be the recursively expanded version of the 2-to-1 FIFO multiplexer present in [9] . As addressed in [9] , the number of 2 2 2 switches needed for such an architecture is only O(log B), where B is the buffer size. An extension to FIFO multiplexers with variable length bursts was reported in [8] . In [15] , switch with large optical buffers (SLOB) was proposed for the extension of optical buffered switches with N input/output ports (N 2). Such an architecture relied on a special hardware, called a primitive switching element (PSE), which was very difficult to control. Finally, we note that a "packing" and "scheduling" optical switch that used the framed Birkhoff-von Neumann decomposition [2] , [25] was introduced by Varvarigos [24] . For additional references of optical packet switches, we refer to the review papers [14] , [12] , [26] .
One of the main contributions of our correspondence is to develop mathematical theory of constructing discrete-time optical FIFO queues. To our surprise, we find that many classical constructions for switches have their counterparts for constructing queues. Analogous to the three-stage construction of Clos networks [10] , we develop a three-stage construction of optical FIFO queues via SDL elements. Via recursively expanding the three-stage construction, we show that an optical FIFO queue with buffer 2 n 0 1 can be constructed by using 2n 2 2 2 switches with the total fiber length 3 1 2 n01 0 2.
The correspondence is organized as follows. In Section II, we explain the motivation of our research by introducing optical memory cells and SDL elements. Our construction for optical FIFO queues is given in Section III. The correspondence is then concluded in Section IV. 
II. OPTICAL MEMORY CELLS AND SDL ELEMENTS
There are several well-known approaches for solving the conflicts in high speed packet switches with electronic memory. The key problem of extending these approaches to optical switches is the lack of inexpensive optical random access memory. A memory cell in electronic memory can be easily implemented by a few transistors that store electrical charges. As such, the size of electronic random access memory can be very large, e.g., 512 Mbits. Thus, the cost of using electronic random access memory is usually assumed to be independent of the size of memory. Such an assumption is called the uniform cost assumption in the literature. However, it is much more difficult to store photons. One way to implement a memory cell for optical memory is to use a 2 2 2 optical crossbar switch and a fiber delay line (with one unit of delay) as shown in Fig. 2 . To write the information to the memory cell, set the 2 2 2 crossbar switch to the "cross" state so that photons can be directed to the fiber delay line. Once the write operation is completed, the crossbar switch is then to set to the "bar" state so that the photons directed into the fiber delay line keep circulating through the fiber delay line. To read out the information from the memory cell, set the crossbar switch to the "cross" state so that the photons in the fiber delay line can be directed to the output link. Unlike transistors, the cost of a 2 2 2 optical crossbar switch is high in today's technology. Thus, it is important to build an optical queue with a minimum number of 2 2 2 optical crossbar switches.
A network element that is built by optical crossbar switches and fiber delay lines as described in Fig. 2 is called a SDL element. In this correspondence, we consider fixed size packets over optical links. Assume that time is slotted and synchronized so that a packet can be transmitted within a time slot. Since there is at most one packet within a time slot, we may use indicator variables to represent the state of a link. A link is in state 1 at time t (for some t = 0; 1; 2; . . .) if there is a packet in the link at time t, and it is in state 0 at time t otherwise. For instance, we show in Fig. 3 a delay line with delay d. Let a(t) be the state of the input link. Then the state of the output link is a(t 0d). Note that at the end of the tth time slot, the packets that arrive at time t; t 01; . . . ; t 0(d01); are stored in the optical delay line with delay d.
One of the most important properties of SDL elements is the following time interleaving property for scaled SDL elements.
Definition 1 (Scaled SDL Element [9] ): A scaled SDL element is said to be with scaling factor m if the delay in every delay line is m times of that in the original (unscaled) SDL element.
Proposition 2 (Time Interleaving Property [9] ): A scaled SDL element with scaling factor m can be operated as time interleaving of m SDL elements.
A formal argument for Proposition 2 can be found in [9] . To understand the intuition of the time interleaving property, consider the memory cell with scaling factor 2 in Fig. 4 . To see that the scaled memory cell in Fig. 4 can be operated as time interleaving of two memory cells, we partition time into even and odd numbered time slots. For the even numbered time slots, we can set the connection patterns of the 2 2 2 optical crossbar switch in the scaled SDL element according to the read/write operation described in Fig. 2 for one memory cell. Similarly, for the odd numbered time slots, we can set the connection patterns of the 2 2 2 optical crossbar switch in the scaled SDL element according to the read/write operation for another memory cell.
III. FIFO QUEUES
FIFO queues are widely used in every one's daily life. A customer arriving at an FIFO queue joins the tail of the queue. When a customer departs at the head of the queue, every one in an FIFO queue moves up one position. If the buffer of an FIFO queue is finite, then an arriving customer to a full queue is lost. The concept of a discrete-time FIFO queue is formalized in the following definition.
Definition 3 (FIFO Queue): An FIFO queue with buffer B is a network element that has one input link, one control input and two output links (see Fig. 5 ). One output link is for departing packets and the other is for lost packets. As shown in Fig. 5 , let a(t) be the state of the input link, c(t) be the state of the control input, d(t) (respectively,`(t)) be state of the output link for departing (respectively, lost) packets, and q(t) be the number of packets queued at the FIFO queue at time t (at the end of the tth time slot). Then, the FIFO queue with buffer B satisfies the following four properties. P1) Flow conservation: arriving packets from the input link are either stored in the buffer or transmitted through the two output links, i.e.,
P2)
Nonidling: if the control input is enabled, i.e., c(t) = 1, then there is always a departing packet if there are packets in the buffer or there is an arriving packet, i.e., 
P3) Maximum buffer usage: if the control input is not enabled, i.e., c(t) = 0, then an arriving packet is lost only when buffer is full, i.e., One has from P1) and P2) that q(t) = (q(t 0 1) + a(t) 0 c(t)) + 0`(t): In conjunction with P3), one further has the following Lindley equation:
The key difference between a 2-to-1 FIFO multiplexer in [9] and an FIFO queue is that the delay of a packet in a 2-to-1 FIFO multiplexer can be immediately determined upon its arrival. This is not possible in an FIFO queue as the delay of an arriving packet depends on the future of the control input c(t). We note that the control input c(t) is also known as the time varying capacity of the discrete-time FIFO queue in the literature (see, e.g., [6] and references therein).
A. Three-Stage Constructions
In Fig. 6 Otherwise, an arrival is lost and it is routed to the loss port`(t) (as shown in Fig. 6 ). By so doing, the maximum number of packets inside the network element is at most BK + K 0 1.
To represent the state of the head queue, we let a H (t) be the state of its input link, c H (t) be the state of its control input, d H (t) be the state of its output link for departing packets,`H (t) be the state of its output link for lost packets, and q H (t) be the number of packets queued at the head queue at time t. Similarly, we let a T (t), c T (t), d T (t),`T (t), and qT (t) denote the corresponding states in the tail queue.
From the time interleaving property for SDL elements, the scaled FIFO queue with buffer B and scaling factor K can be operated as K parallel queues. These K time interleaved parallel queues are connected to the head queue and the tail queue periodically with period K . An illustrating graph is shown in Fig. 7 .
To simplify our presentation, we let a C (t) be the state of input link of the central FIFO queue that is connected by the head queue and the tail queue at time t. Also, let cC (t) be the state of its control input, dC (t) be the state of its output link for departing packets,`C(t) be the state of its output link for lost packets, and qC (t) be the number of packets stored in that central queue. Letq C (t) be the total number of packets stored in the K central queues at time t and q(t) = qT (t) +qC (t) + qH (t) (5) be the total number of packets stored in the network element. To summarize, a subscript H (respectively, T , C ) indicates that its is a state variable of the head (respectively, tail, connected central) queue.
From the three-stage construction in Fig. 6 , we have aT (t) = a(t)
(if the arrival is not lost), d T (t) = a C (t), d C (t) = a H (t), and d(t) = dH (t).
To operate the three-stage construction in Fig. 6 as an FIFO queue, we let the control input of the head queue c H (t) to be the control input of the overall FIFO queue c(t), i. According to the idle period rule, the tail queue and the scaled FIFO queue are transparent during an idle period and the network element is completely determined by the head queue. Thus, during an idle period, the network element is an FIFO queue with buffer K 0 1.
R2)
(Initiation of a busy period) When the head queue is full and there is an arriving packet, the packet has to be stored in one of the central queues and this triggers a busy period. Thus, ifq C (t 0 1) = 0 and q H (t 0 1) 0 c(t) = K 0 1, then cT (t) = 1 and cC (t) = 0. To specify the operation rules in a busy period, we need to keep track of the shortest queue and the longest queue (cf. the argument for a system with parallel queues in [9] 
Suppose that a busy period begins at time . As packets are of the same size, the joining-the-shortest-queue policy is simply the round robin assignment of the arriving packets in a busy period. Thus, the connected central queue at time t is the shortest queue if and only if In the following theorem, we prove the main result for the three-stage construction of FIFO queues. Its proof is given in Appendix A.
Theorem 4: Suppose that the network element in Fig. 6 is started from an empty system. Under the operation rules specified in R1)-R4), it is an FIFO queue with buffer BK + K 0 1. Note that the first 1 2 2 switch in the three-stage construction in Fig. 6 is only to make sure that the total number of packets inside the network element does not exceed BK + K 0 1. In other words, this 1 2 2 switch can be omitted in the construction as long as the queue never exceeds its buffer size. For this, we call a network element a pre-FIFO queue with buffer B if it behaves exactly the same as an FIFO queue with buffer B as long as the queue never exceeds its buffer size, i.e., it can realize all the sample paths that do not lead to a buffer overflow. For instance, an optical memory cell is a pre-FIFO queue with buffer 1. As there is no internal loss in the three-stage construction in Fig. 6 , the FIFO queues there can be replaced by pre-FIFO queues.
As such, one can build a pre-FIFO queue with buffer BK + K 0 1 by two pre-FIFO queues with buffer K 0 1 and a scaled pre-FIFO queue with buffer B and scaling factor K. Let H(K) be the number of 
As an optical memory cell can be used for a pre-FIFO queue with buffer 1, we have H(1) = 1. Letting K = 2 in (8) yields
Solving this yields 
In fact, the recursive expansion using K = 2 can be used for building a pre-FIFO queue with buffer 2 n 01 (see Fig. 8 for an implementation of a pre-FIFO queue with buffer 7). As one can add a 1 2 2 switch in front of a pre-FIFO queue for dropping overflowed packets, an FIFO queue with buffer 2 n 01 can be constructed by using 2n 2 2 2 switches with the total fiber length 3 1 2 n01 0 2.
Even though the total number of buffers in the three-stage construction is BK+2(K01), it is not possible to admit more than BK+K01 packets without violating the properties of an FIFO queue. To see this, suppose that we relax the admission control rule by admitting at most BK + K packets. Consider the following scenario: the head queue and the central queues are all full at time t 01, i.e., qH (t 01) = K 01 and q C (t 01) = BK, and the connected central queue at time t is both the shortest queue and the longest queue. Suppose that c(t) = 0, a(t) = 1 and that a(s) = c(s) = 1 for s = t + 1; . . . ; t + K 0 1. According to the relaxed admission control rule, the packet that arrives at time t is admitted to the tail queue and we have qT (t) = 1, qH (t) = K 0 1 andq C (t) = BK. As the connected central queue at time t is both the shortest queue and the longest queue, the connected central queue and the tail queue are not enabled for s = t + 1; . . . ; t + K 0 1. Thus, all the subsequent arrivals have to be store at the tail queue. Moreover, the departures from the head queue are not replenished by the packets from the central queues. At time t+K 02, we then have qH (t+K 02) = 1, q C (t + K 0 2) = BK and q T (t + K 0 2) = K 0 1. Even though the last packet in the head queue will depart at t + K 0 1, we are not able to admit the arriving packet at t + K 0 1 as the tail queue is full.
This violates the maximum buffer usage property for an FIFO queue with buffer BK + K.
IV. CONCLUSION
In this correspondence, we developed a three-stage construction for FIFO queues. Recursive expansion of the three-stage construction yields an optical FIFO queue that is a concatenation of scaled optical memory cells. In our implementation of the three-stage construction of an FIFO queue, we need to keep track of the longest queue and the shortest queue. It becomes troublesome when one recursively expands the three-stage construction. It would be of interest to look for simple control mechanisms for FIFO queues.
We note that many classical constructions of switches can also be used for the constructions of optical queues, including linear compressors, nonovertaking delay lines, and flexible delay lines. Results along this line can be found in [7] . In addition to FIFO queues, we also note that there is a construction of priority queues in [20] using a feedback architecture.
APPENDIX
In this Appendix, we prove Theorem 4. To prove the three-stage construction in Fig. 6 is indeed an FIFO queue with buffer BK + K 0 1, we need to verify the four properties in Definition 3. From R1), the construction is the same as an FIFO queue with buffer K 0 1 in an idle period. It suffices to verify these four properties in a busy period. P1) Flow conservation: It is easy to see that under the serving-thelongest-queue rule in R3), q H (t) K 0 1 for all t and there is no loss in the head queue, i.e.,`H (t) = 0. Similarly, under the joining-theshortest-queue rule in R4), q C (t) B for all t and we have`C(t) = 0.
We will show in P3) that there is no loss in the tail queue, i.e.,`T (t) = 0, as long as the total number of packets inside the network element is not greater than BK + K 0 1. As such, flow conservation can be preserved. P2) Nonidling: We will prove this by contradiction. Suppose that a busy period begins at time and the nonidling property is violated for the first time at time t 0 > . From the nonidling property of the head queue, the head queue must be empty at t0 0 1. Moreover, a packet p in the longest queue (called queue q) cannot be dequeued to the empty head queue as queue q is not connected at t 0 . Mathematically, we have: i) the (external) control input is enabled, i.e., c(t0) = 1, ii) the head queue is empty, i.e., q H (t 0 01) = 0, and iii) the central queues are not empty, i.e.,q C (t 0 0 1) > 0, and iv) the connected central queue is not the longest queue, i.e., Let t 1 be the time that the last packet is dequeued to the head queue from the central queues. If no packet is dequeued to the head queue, let t1 = 0 1. Clearly, t1 + 1 t0 as it takes at least one time slot to dequeue a packet. Moreover, queue q is the longest queue since t 1 + 1. We first claim that the longest queue (queue q) is connected at t 1 + 1, i.e.
(t1 + 1 0 0 D(; t1 + 1)) mod K = 0: (12) As such, t 1 + 1 is the first time that queue q is connected after the last packet is dequeued to the head queue from the central queues (if there is one). Note that (12) holds trivially if no packet is dequeued to the head queue since the beginning of the busy period. On the other hand, according to the serving-the-longest-queue rule in R3), we have (t 1 0 0 D(; t 1 )) mod K = 0: (13) As t 1 is the time that the last packet is dequeued to the head queue, we also have D(; t 1 + 1) = D(; t 1 ) + 1. Replacing this in (13) yields (12) .
Second, we claim that there exists t 2 with t 0 0 K < t 2 < t 0 such that queue q is connected at t 2 , i.e., (t 2 0 0 D(; t 2 )) mod K = 0: (14) As such, t2 is the last time (before t0) that queue q is connected after the last packet is dequeued to the head queue from the central queues (if there is one). Since there is no packet that is dequeued from the central queues to the head queue from t1 + 1 to t0, we have 
That (14) holds then follows from (16) , (15) , and (12) . Furthermore, as D(; t 2 ) = D(; t 0 ), replacing this in (14) yields (t2 0 0 D(; t0)) mod K = 0: In view of (11), we know that t 2 6 = t 0 . Thus, we have t 0 0 K < t 2 < t0.
Now we claim that the head queue must be full at t 2 , i.e., qH (t2) = K 0 1:
According to the serving-the-longest-queue rule in R3), the condition in (14) indicates that queue q would be enabled at time t 2 if the other condition q H (t 2 0 1) 0 c(t 2 ) < K 0 1 were satisfied. As packet p is still in queue q at time t0, this implies that q H (t 2 0 1) 0 c(t 2 ) = K 0 1:
As q H (t) K 0 1 for all t and c(t) is nonnegative, we have qH (t2 0 1) = K 0 1 and c(t2) = 0. Thus, the head queue remains unchanged at t 2 and we have q H (t 2 ) = q H (t 2 0 1) = K 0 1.
Finally we show there is a contradiction to the empty head queue condition qH (t0 01) = 0. As t0 0K < t2 < t0, we have t0 010t2 < K 0 1. Since the head queue can be decreased by at most 1 in a time slot, we also have from (18) that q H (t 0 0 1) q H (t 2 ) 0 (t 0 0 1 0 t 2 ) > 0: (20) This leads to a contradiction to the empty head queue condition q H (t 0 0 1) = 0 when the nonidling property is violated. P3) Maximum buffer usage: once again, we will show by contradiction that there is no loss in the tail queue as long as the total number of packets inside the network element is not greater than BK + K 0 1, i.e., for all t qH (t) +qC (t) + qT (t) BK + K 0 1:
Suppose that the maximum buffer usage property is violated for the first time at time t 0 , i.e., a packet arriving at the tail queue is lost at time t0. When this happens, we have from the maximum buffer usage property of the tail queue that i) the tail queue must be full, i.e., q T (t 0 01) = K 01 and ii) the control of the tail queue is not enabled, i.e., cT (t0) = 0.
Denote by packet p the head-of-line packet of the tail queue at time t 0 . Let t 1 be the time that the last packet is dequeued to the central queues from the tail queue. If t1 is in a busy period, let be the beginning of that busy period. Otherwise, let = t 1 . We first claim that (t1 + 1 0 0 A(; t1 + 1)) mod K = 0: (22) Note that if = t 1 , then A(; t 1 + 1) = 1 and (22) holds trivially. On the other hand, if is the beginning of a busy period, it then follows from the joining-the-shortest-queue rule in R4) that (t 1 0 0 A(; t 1 )) mod K = 0: (23) As t1 is the time that the last packet is dequeued to the central queues from the tail queue, we also have A(; t 1 + 1) = A(; t 1 ) + 1. Replacing this in (23) yields (22) .
Secondly, we claim that there exists t2 with t0 0 K < t2 t0 such that (t 2 0 0 A(; t 2 )) mod K = 0:
The argument for (24) is similar to that in the proof of the nonidling property. Since there is no packet that is dequeued to the central queues from the tail queue from t 1 + 1 to t 0 , we have A(; t1 + 1) = A(; t) = A(; t0) (25) for all t 1 + 1 t t 0 . Let t2 = t1 + 1 + b(t0 0 t1 0 1)=KcK:
Analogous to the argument for the nonidling property, we have t0 0 K < t2 t0:
(27) That (24) holds then follows from (26) , (25) , and (22) . Now we claim that packet p is in the tail queue at t 2 . If packet p has not arrived at the tail queue by t 2 , then the tail queue must be empty at t2, i.e., qT (t2) = 0, as the last packet departs at t1 < t2. Since there is at most one packet arrival per time slot, we have from (27) that q T (t 0 0 1) q T (t 2 ) + (t 0 0 1 0 t 2 ) < K 0 1:
This leads to a contradiction that qT (t0 0 1) = K 0 1.
Finally, we show there is a contradiction to the maximum number of packets inside the network element. In view of (24) and the joining-theshortest-queue rule in R4), the only reason that packet p did not depart from the tail queue at t 2 is that (30) Thus, the connected central queue is also the longest queue. According to the serving-the-longest-queue rule in R3), the condition in (30) indicates that the connected central queue would be enabled at time t 2 if the other condition q H (t 2 01)0c(t 2 ) < K 01 were satisfied. This in turn implies that the head queue is also full, i.e., qH (t2 0 1) = K 0 1 and the head queue is not enabled at t 2 , i.e., c(t 2 ) = 0. Since both the head queue and the connected central queue are not enabled at t2, they remain unchanged at t2. Thus, we have qH (t2) = K 0 1 and q C (t 2 ) = BK. Adding packet p in the tail queue at t 2 , the total number of packets inside the network element at t2 is at least BK + K, which contradicts to (21) . P4) FIFO: since both the tail queue and the head queue are FIFO queues, we only need to consider the order in the central queues. The FIFO property in the central queues is trivially preserved from the joining-the-shortest-queue rule and the serving-the-longest-queue rule.
